Intern: Application Engineering - Silicon Signoff and Verification

Intern: Application Engineering - Silicon Signoff and Verification – Belo Horizonte, Brazil

Job Description

The Candidate will be trained on the Cadence tool set, in the context of multiple flows for Integrated Circuit (IC) Physical/Signoff, Parasitic Extraction, full-chip electromigration, IR drop and power analysis to support our leading‑edge customers meet/exceed their signoff targets, achieve faster design closure, and turn their design concepts into reality. Using Cadence’s suite of tools, you will help develop creative and innovative solutions for customers, benchmark product capabilities for a wide range of flow regimes and phenomena, advocate for best practices, and collaborate with members of the sales and product teams.

Key Responsibilities

• Helping customers to adopt and proliferate our IC Signoff solutions
• Conducting technical presentations, technical training, and product demonstrations, including development...