SoC Verification Lead (PCIe/DDR)

UST · India, India, India

Location
India
Job Type
Full-time
Posted
June 07, 2026

Job Description

Hi,


Opening for SoC Verification Engineer with Pcie Gen5/6 experience.

Key Responsibilities


10+years of experience:-

  • Execute top-level SoC verification for complex designs integrating PCIe and DDR subsystems
  • Define and execute verification strategies, plans, and methodologies for full-chip validation
  • Develop and maintain UVM/SystemVerilog-based verification environments
  • Drive end-to-end verification including integration, performance, and corner-case scenarios
  • Ensure robust coverage through functional, code, and assertion-based verification
  • Debug and root-cause complex issues across hardware and verification environments
  • Lead PCIe (Gen 5) and DDR4/DDR5 protocol verification and compliance
  • Mentor and guide junior engineers, fostering best pr...

Ready to Apply?

Submit your application for SoC Verification Lead (PCIe/DDR) at UST

Apply Now